StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 ... 19 20 21 22 23 ... 27

Title	Δ
UVM phases for transactions objects	0.00
Specifying modport for interface inside an interface in SystemVerilog	0.00
Verilog: Concatenate bus and indexing	0.00
Call task or function via VPI	0.00
Systemverilog: Is there any way to pass in a module name into a mod...	0.00
How to mimic static constructor in SystemVerilog?	-1.63
How to write property in System verilog assertions?	0.00
msb of signal in sytem verilog without using $bits	0.00
What is the benefits of using UVM?	0.00
What is the best way to write bit number in Verilog?	0.00
What's the advantage of bit over reg in systemverilog?	+0.41
Passing a signal name into a verilog task	+0.04
How to create systemVerilog wrapper for vhdl DUT?	0.00
Access specifier in SystemVerilog	0.00
urandom_range(), urandom(), random() in verilog	-0.05
How do I get simulation stats printed in SystemVerilog?	0.00
For loop in `define Macro	-0.36
can i call task from from always block in verilog	-0.09
systemverilog: use of unsized & unbased literal in comparison	+0.40
Defining parameters from command line in (system)verilog simulation	0.00
Verilog Array Assignment	0.00
Why do we use Blocking statement in Combinatorial Circuits designed...	+0.76
What exactly does it means the Argument in the always @ ( ) express...	-0.31
Is there a system verilog task which returns the length of a reg /...	0.00
Automatic Verilog code generation issue	-0.07
How to connect output of a module to its input?	0.00
How to use unique statements in verilog?	+0.42
fscanf for long binary strings in Verilog	0.00
How to handle SystemVerilog-specific types in c and vice-versa?	+0.43
Modelsim break on one gen instance	0.00
Systemverilog elaboration phase info print?	0.00
Write one byte at a time to a binary file in SystemVerilog	0.00
Disable Zero-time UVM Warning: TPRGED	0.00
How can I create a dynamic array with different random values in ra...	+0.42
passing multidimensional array passing in systemverilog	0.00
How can I check that I am in the build_phase in the UVM?	+1.73
I can't understand the result of this $random(seed) code	+0.25
ModelSim 10.1c fatal error	+0.43
How do I sign extend in SystemVerilog?	+0.90
Access 2D packed array as if it were one dimensional	0.00
Display signal name/literal in test bench	0.00
Verilog replication with macro	-0.94
Calling a Task Hierarchically without Defines	-0.57
Confusion regarding usage of event.triggered	0.00
Declaration of a Verilog function in a header file	0.00
Issue with SystemVerilog for loop having non-blocking assignment?	-0.06
Does anyone know how to use multiple interface's port declare?	0.00
Wrong decimal output from verilog substraction	0.00
SystemVerilog Parameters with defined width	+2.06
SystemVerilog typedef equivalent in Verilog	-0.07