StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 ... 22 23 24 25 26 27

Title	Δ
What does " ref " mean in systemverilog?	+0.43
SystemVerilog: derive input width from parameter	0.00
How to pass a class between two modules?	0.00
Packed vs unpacked array	0.00
Creation of array in verilog that can store real values	-1.18
Systemverilog: Simulation error when passing structs as module inpu...	0.00
Is there a way to run freely available systemverilog testbenches on...	-0.04
Dynamic Coverpoints in Coverage Systemverilog	+0.42
error: cannot convert 'bool' to 'svLogic*' in assig...	-0.22
How to match and delete an element from a queue?	+0.43
Updating a classes' variable in a constructor through pass by r...	-0.07
Best way to check if variable is part of collection of enums?	0.00
choose interface parameters in module declaration	0.00
Verilog - Compile time calculations	0.00
Randomization Order in Systemverilog	0.00
Is there a way to embed a constant in a struct in SystemVerilog?	+2.01
SystemVerilog port kind [net or variable]?	+0.42
In SystemVerilog, is it allowed to read a parameter from an interface	0.00
Drive different elements of a structure from different modules	0.00
How do i get the input and output names of Verilog module using scr...	-1.86
'this' equivalent for SystemVerilog interfaces	0.00
Doxygen alternative for Verilog, SystemVerilog?	0.00
Modelsim: wrong scope for localparam	+0.43
How to declare dynamic arrays in system verilog	-0.06
Verilog - how to negate an array?	+0.46
Modport not accessible when interface instantiated with array	+0.43
Error: "(vlog-2110) Illegal reference to net"	-0.28
static casting for systemverilog	0.00
Exclude some fields from randomization during a generation run	+0.44
Verilog: variable assignment to virtual interface?	-0.08
SystemVerilog: introspection for functional coverage	-2.32
How to assign a register to an output in verilog?	+0.43
How to instiantiate a SystemVerilog module in a top level module	0.00
The Identifier must be declared with a port mode : (for all 3 outpu...	-0.43
Event on logic value change	+1.98
VHDL equivalent for Verilog @(posedge clk)	0.00
Verilog assignments in a sequential always	0.00
Math operations on time values	0.00
How to use for loop statement in case statement in Verilog	0.00
How do i translate PSL or SVA liveness assertions / properties into...	0.00
How to overloading an operator in SystemVerilog	0.00
What is the maximum value at unsigned 7downto0 in verilog?	-0.55
How do I concatenate parameters and integers in verilog	0.00
Passing "type" argument to functions	+0.43
Are renamed clocks synchronous?	-0.04
Array of interface instances of different types	-0.32
replication operator in verilog or sv	+1.82
SystemVerilog random data generated only for valid signal	+0.43
NBA for dynamic objects	0.00
wait($time >1000); cannot work in system-verilog?	-0.31