StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Paebbels

Rating
1478.68 (4,501,424th)

Reputation
7,598 (20,885th)

Page: 1 2 3 ... 6

Title	Δ
How to return record with unconstrained 2d array from a function	0.00
Report accidental call of a Python test case module without `-m uni...	0.00
sphinx hyperlinking to members of a Python module that is imported...	+0.01
how to create a generic procedure in VHDL?	+0.53
compiling entire Xilinx ISE unisims and XilinxCoreLib libraries (mi...	0.00
What is the best way to detect pulses between two clock domains?	+0.51
How to remove redundant processes in VHDL	-1.64
modelsim throw error if component is not bound	0.00
How to create an asynchronous Edge Detector in VHDL?	+2.36
How can I check for carry-out while using unsigned vector subtracti...	0.00
Inferring Latch in a nested If-Else statement (VHDL)	0.00
Can you make an array of types in VHDL?	0.00
register Design in vhdl with modelsim	0.00
How can I replace the syntax "wait on a" in vhdl with equ...	0.00
Force a new line in Sphinx text	0.00
start from a specific stat in the FSM	0.00
Is there a way for two custom PCIe cards to talk directly to each o...	0.00
VHDL allow to pass real (floating point) numbers through ports?	0.00
VHDL Error when converting std_logic_vector into unsigned integer	0.00
Register map implementation in VHDL	0.00
VHDL State Machine Problems - Repeats States	0.00
Is there a way to define a range type based on the range of an unco...	0.00
How to avoid breaking a string parameter into multiple parameter?	0.00
Create "Init" and "End" SIGNAL for module in VHDL	0.00
VHDL Signal Declaration troubles?	0.00
How can I get random numbers between -1024 and 1024 in vhdl	0.00
checking next condition in the if statement when whole condition wi...	+0.53
type in port declaration VHDL without using package	0.00
Analogue to vlib and vmap in Xilinx Vivado	0.00
Execution sequence within Process and if else : VHDL	-0.47
Modelsim. Length of arrays do not match	0.00
What is the usefulness of a component declaration?	0.00
In VHDL, what does RHS of generic map assignment refer to?	0.00
Why does an array update corrupt the element value?	0.00
On the combinational circuit, i want to know propagation delay(path...	0.00
Is the declarative of the architecture in a VHDL code setup before...	0.00
How do I extract a single bit out of a std_logic_vector and convert...	0.00
code VHDL one shot timer	0.00
How can I set bits of a vector from different processes or modules?	0.00
Implementing simple dual port block ram in VHDL not performing as e...	0.00
BCD Timer in VHDL	0.00
Undefined relational operator for two objects of the same type - VHDL	0.00
Assign 2d std_logic_vector with another 1d std_logic_vector in VHDL	0.00
VHDL Column selection from array	+2.40
Inconsistent line spacing in RestructuredText document	0.00
How to syntax check VHDL in Vivado without complete synthesis	-0.46
Using vendor specific primitives in portable VHDL	0.00
FPGA and PCIe Swich	0.00
Time counter for traffic lights wont increment	0.00
VHDL const string array with different length	-0.46