StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Serge

Rating
1505.96 (123,352nd)

Reputation
3,927 (42,729th)

Page: 1 ... 4 5 6 7 8 ... 12

Title	Δ
Ouput of adder module is always don't care [Verilog]	0.00
Interpreting concatenation operator with comparator	0.00
Connect different port width	-1.39
Destruction order of static objects in shared libraries	-0.48
Error with verilog generate loop : Unable to bind wire/reg/memory	0.00
How do I fix this "type 'char' is incompatible with pa...	0.00
C++ threads and variables	+0.22
git clone with filtering (filtering not recognized by server, ignor...	0.00
Verilog if else structure	+0.64
How does this Verilog Code work? It has two separate but same neged...	+2.66
Verilog: looping instances in hierarchical path	+0.67
systemverilog parameter array in module , how to set parameter arra...	+2.42
C++ how ro run multiple backgound function thread that can be calle...	0.00
Pointers and access to memory in c. Be careful	+0.07
Use of "hanging" latches in combinational always blocks	+0.54
understand the pointer pointer in c++ to get the function call	0.00
Polymorphism behavior	+0.69
Trying to write my own linked list impementation in c++, code segfa...	+0.54
Difference between `&p` vs `&p`?	-0.48
Array size assigning Error in C programming?	+0.53
map strings to class members	-0.72
Bidirectional shifting using multiplexers	0.00
shift register using dff verilog	0.00
Problem merging branch into master in git	-0.27
atobin() and atohex() in systemverilog	-1.33
Always Block in Verilog executes every time	+0.03
Verilog : A task with continuous assign output for local variables	+0.68
access two instances with same code without repeating it for each one	+0.69
Why is Illegal reference to net "portA"	0.00
How to assign 4 bytes at once into a specific index of a char array...	+0.55
Certain range of delay	0.00
Verilog test bench for loop(priority, problem with value)	+0.68
Unable to assign value to an array with for loop Verilog	0.00
C Language Access memory as binary	+0.54
I2C slave module in Verilog does not acknowledge	-1.71
can you explain me why it is possible p[-1]?	+0.90
Error with localparam inside "for" loop on Verilog	0.00
regarding always block in implementing ARM cpu in verilog	0.00
In Verilog Procedural Interface, is it possible to scan through ite...	0.00
Possible circular dependency? c++	-1.53
How to access Verilog genvar generated instances and their signals	0.00
Why verilog "always_comb block contains only one event control...	-1.34
Dealing with priority encoder when output is described by 3 seperat...	0.00
is the purpose of header files in C only warning to users?	+0.78
Verilog d flipflop circuit testing	+2.17
For Loop In Verilog Does Not Converge	+2.19
How to take inputs argument separated by commas in C command line?	0.00
How does client data go to sub thread of the server rather than ori...	0.00
Verilog code error for seven segment display	+0.69
Sequential instatiation of Verilog Modules	0.00