StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Serge

Rating
1505.96 (123,352nd)

Reputation
3,927 (42,729th)

Page: 1 ... 5 6 7 8 9 ... 12

Title	Δ
assignment in SystemVerilog, compilation error - token is 'assi...	-1.32
Count till certain number with recursion with C language	+0.54
Use two pipes in C or one pipe for more than 2 read/writes? And how?	-0.75
Calling Arrays in Verilog Structural Description	0.00
Nested IF in For Loop Verilog	+2.71
Reading and Writing to file is not finishing until after the progra...	+0.99
How to interpret this discussion of Verilog relational operators	+2.74
Break or return from always_ff / always_comb	-1.27
Compiling systemverilog packages with the same name	+2.75
C++ derived Class constructor	-0.73
How to make a function which receive other function as param (with...	-0.56
What values will be assigned to variables.[Need to Understand the p...	0.00
Passing a function as argument to other function	0.00
What are the disadvantages of Bi directional ports(Verilog/VHDL)	+0.63
Getting segmentation fault on master/slave	0.00
Hierarchical name component lookup failed in systemverilog	0.00
difference between static and dynamic declarations of 2D arrays	+1.33
Transmitting floating-point numbers over a TLM port from SystemVeri...	0.00
Somehow tell compiler to "Do not process line of code"	-0.58
Accessing a node in code using Verilog define macros	+0.77
Dynamic cast fail issue	-1.24
Changing characters in a string in java	-0.28
When this blocks would be executed?	0.00
Unknown naming convention - Verilog	-1.26
initial block execution order in verilog	-1.79
C programming malloc and NULL	-0.70
How to Replace For Loops with Recursion	+0.34
Lost in a world of pointers	-0.85
iverilog errors likely stemming from incorrect variable types	-1.59
I have faced a problem with Verilog Multiplier Module	-1.72
"multiple overloads" using templated class with duplicate...	-1.66
Instantiate Verilog module from parameter name	-1.32
Find all available combinations of 3 digits	0.00
What is the difference between using a reg and assigning values in...	0.00
Leaving some bits in the port vector disconnected. Verilog module i...	-1.34
Memory Increasing and stringstream?	0.00
Can interconnect be resolved in to struct type?	+0.60
Floating input ports with Generate loop in Verilog	+0.04
Verilog conditional hardware based on parameter value	+0.42
System Verilog DPI - Running parallel threads one in cpp and other...	+0.67
"Memory Fragmentation" is it still an issue?	-0.38
What is the difference between input and reg in Verilog?	+0.67
How to pass a variable to the define macro used for accessing the p...	0.00
SystemVerilog $test$plusargs matches substring	0.00
I don't understand C macros	0.00
Accessing bytes of an object in C	-2.70
Two genvar in single genarte for loop?	+0.03
What is the purpose of "new" on the function in Systemver...	+0.54
Using -L and -l flags vs giving library file as input	+0.70
What should be the output in the following case?	0.00