StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Serge

Rating
1505.96 (123,352nd)

Reputation
3,927 (42,729th)

Page: 1 ... 6 7 8 9 10 11 12

Title	Δ
Virtual interface between monitor/driver and their BFM ??? What the...	-1.36
when if(a) will return true in Verilog	-1.35
why is there no overflow flag set for binary subtraction?	+0.65
Very new to verilog. Can't assign values in a loop	-0.46
Const being ignored in template function parameter list	+2.58
why initialization of static member variable is not allowed inside...	-1.27
10:1024 bit decoder in verilog	0.00
Shortests version to choose posedge/negedge sensitivity from module...	+0.04
the difference between x and z (Verilog)	-0.47
How do I add an input called Unsigned / Signed for Verilog comparat...	0.00
Value not distributed in time	0.00
X value on flop enable equation	+1.16
How do I "nest" modules in Verilog?	0.00
difference between structure operators in c	+0.88
How many running proccess are created in the following code segment...	0.00
Comparing many const char* with one const char*	-1.15
How to share data between distant classes?	-0.50
CRC Generator in Verilog: For Loop Operation inside Always Block	+0.03
Why is my program directly crashing	+0.54
code for clock generation in structural verilog	+0.02
how to declare variables based on other params in C++	0.00
How do I move dynamically allocated data from an object to another?	-2.12
Segmentation fault when reading the arguments in the main function	0.00
what is the best way to implement right shift with signed number th...	+0.03
Behaviour of Blocking Assignments inside Tasks called from within a...	-1.38
Why do I need to use default in case statement in Verilog?	+0.01
How to get dimensions of a verilog vector port using PLI routines?	0.00
Preventing casting ints to enums in C++	-0.01
SystemVerilog : fork - join and writing parallel testbenches	0.00
Attaching a C/C++ thread to a socket	+0.94
In C++, is it possible to detect the unexpected termination of a th...	0.00
Verilog nested for loop in testbench no iterating correctly	0.00
Java 8 Loop : stuck with 2nd for loop initialize variable	+2.31
How to create/construct a class instance earlier than any other glo...	+0.94
learning c having trouble understanding pointers	-1.01
C++ Dynamic Ragged Array	0.00
Calling module inside for loop	0.00
How to avoid Inferred latches in ASM chart verilog?	+0.01
Instant File-Searching Algorithm in C	0.00
Understanding pointer syntax in fast inverse square root	-0.90
Getting an error trying to build a 64-bit 8:1 MUX	0.00
Why does one of these two indexing patterns give me an "index...	+2.74
Verilog: Using parameter in if statement	+0.64
Write to file without having to close file	+0.89
Is it possible to call export function in VPI callback	-1.37
Confusing syntax in Java	+1.02
C arrays on stack	-1.48
Why use functions in verilog when there is module	0.00
Display all element when added to the stack	0.00
Compare string from the user	+0.03