StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Serge

Rating
1505.96 (123,352nd)

Reputation
3,927 (42,729th)

Page: 1 2 3 4 5 6 7 ... 12

Title	Δ
How to display list of Verilog force from Modelsim / Synopsys simul...	0.00
Creating a variable-sized array without malloc	-0.25
What exactly is "Current Simulation Time" and Event Queue...	+2.33
Clean way to truncate result of addition or subtraction	-0.38
Why is wire variable causing illegal left-hand side in continuous a...	-0.93
Can a sequential always block be triggered by a short pulse from a...	+2.52
How does de-referencing work for pointer to an array?	-0.98
How to Assign an array to specific memory address in C	+0.52
Verilog - Is it possible to assign values to a register based on th...	0.00
Why does Initializing char*[] require const while string[] doesn...	-1.11
Valgrind says - Invalid write of size 8	0.00
Clarification about return values and variable lifetime	0.00
Why there is a dely between 2 memory block of the while accesing?	0.00
Fwrite() array of structs to file in c	0.00
How private data member is used by an inherited class object?	-0.79
How to iterate all argument passed to a task or function in SV?	+0.51
Using SystemVerilog structs that contain parameters as input/output...	+2.54
How do i optimize the size of socket message i am sending , without...	+0.52
Streaming operators usage in the context of serializers in PHY	0.00
What does this verilog assign function do?	0.00
How do I make git add my code without recognizing it as a submodule?	+0.01
Using an array find within an array find	0.00
Use the signal of an already instanced module	+0.01
Question about triggering of always blocks	+1.35
what is the advantage to use macro instead of functionn to display...	+2.57
Bus notation in verilog	+2.60
Why do the same results returned by two different calls in my c code?	-1.82
How do I change these modules so that the communication is bidirect...	0.00
assign statement using virtual interface variable	0.00
Delete some oldest commits that includes data files	+0.96
What does it actually mean to declare a pointer to an object in C++?	+0.42
Should case variable be increment atomically?	+2.21
How do I access elements in a packed struct by index?	0.00
C - Struct string elements are concatenated	-0.64
Pointer assignment to r-value in c	+0.53
SystemVerilog always_comb does not re-evaluate if the implied sensi...	0.00
Prepocessor ## Operator and variable	-0.47
How can one access a base class method using base class object once...	+2.63
Confusion on operator overloading and heap vs stack	+0.11
How to return an array from a function with the same name as that o...	0.00
Understanding a simple round-robin arbiter verilog code	-0.47
In what instance is a pointer to pointer required in C?	-0.63
Increment a variable in Verilog for indexing a wire (using loops)	0.00
Verilog: how to elegantly write the equivalent of a table of struct	+0.39
Understanding Unions in C	-0.47
glitch free state machine outputs	0.00
Verilog. Setting output as input in a ripple adder	0.00
Pool Threads in pthread C	-0.38
Verilog expand each bit n times	+1.51
verilog intra delay for both blocking and non-blocking statement	-1.79