StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Peter Cordes

Rating
1575.42 (3,453rd)

Reputation
156,434 (349th)

Page: 1 ... 45 46 47 48 49 ... 92

Title	Δ
Getting bad instructions error when compiling the following code in...	0.00
Get an arbitrary float from a simd register at runtime?	0.00
The assembly of “b++”	+1.51
Is it possible to extract instruction specific energy consumption i...	0.00
MOVZX missing 32 bit register to 64 bit register	0.00
How to implement an efficient _mm256_madd_epi8?	0.00
Regarding QT creator in Lubuntu 16.04 (i386) ICOP board	0.00
Are there advantages of using `setp` instead of `setb`?	0.00
Can an x86_64 and/or armv7-m mov instruction be interrupted mid-ope...	-1.61
Kernel panic after changing version string	0.00
Short jump offset table usage	0.00
Atomically clearing lowest non-zero bit of an unsigned integer	+1.38
Performance Monitoring Counter (RDPMC) on a specific processor	0.00
Is there a way to "unfetch" a cache line?	0.00
What does the D flag in the code segment descriptor do for x86-64 i...	0.00
If I don't use fences, how long could it take a core to see ano...	0.00
Why is gcc -O3 auto-vectorizing factorial? That many extra instruct...	+1.69
Difference between _mm_storeu_si128 and _mm_loadu_si128	0.00
Accessing Shared Memory Without Volatile, std::atomic, semaphore, m...	+1.80
How can Windows split its virtual memory space asymmetrically?	0.00
MIPS branch execution order (beqz)	-0.10
Preventing of Out of Thin Air values with a memory barrier in C++	+1.91
How to clear all but the first non-zero lane in neon?	-2.48
Benchmarking using "openssl speed" on ZedBoard	0.00
Are there any processors vulnerabilities other than Meltdown and Sp...	0.00
IA 32 AT&T - How to reach the end of a char array without dimen...	0.00
RISC V manual confusion: instruction format VS immediate format	0.00
32 bit vs 64 bit systems - is the memory limit in bits or bytes?	0.00
Keeping track of two different array indices in insertion sort with...	0.00
Using C union with SSE intrinsics in Cython results in SIGSEGV	0.00
How much performance loss for MOVNTSS?	0.00
How Does Setting/Unsetting MASM Flags Work	-1.70
Assembly Language - Subtract edx from ecx and place result in ebx	+0.39
Change end of line character for user input in assembly	0.00
simulate jg instruction(datalab's isGreater)	+1.95
Pipeline Stall Related to BNE Execution and Label Instruction Fetch	0.00
NASM call label doesn't get called	0.00
Is a mov to a segmentation register slower than a mov to a general...	0.00
c++ gcc inline assembly does not seem to work	+0.39
How are memory segment permissions set in Linux x86_64 and x86	0.00
256-bit vectorization via OpenMP SIMD prevents compiler's optim...	-0.85
Why do I see __scalbnf in my profiler?	+0.38
Vectorization with GCC and GFORTRAN	+0.39
What do you do without fast gather and scatter in AVX2 instructions?	+2.00
What do you do without fast gather and scatter in AVX2 instructions?	-2.00
C - print args without stdlibs	+0.39
Not understanding FLAGS status register	-0.11
Assembly ARM programming/ Monocycle processor instruction	+0.39
Does any of current C++ compilers ever emit "rep movsb/w/d&quo...	0.00
How to efficiently conditional check multiple values in Assembly	0.00