StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Matthew Taylor

Rating
1518.66 (34,748th)

Reputation
7,546 (21,052nd)

Page: 1 2 3 4 5 6 7 ... 11

Title	Δ
vector length vhdl as output, how can I know in advance what will i...	0.00
Systemverilog assertion a signal is true at least 1 occurence durin...	0.00
Difference in initializing a state machine between a simulator and...	0.00
a parallel to serial transmitter in vhdl	0.00
How to reset variables in a sequence recognition automaton in vhdl?	-0.02
HDL counter and flag coding style	0.00
How can I code 3-bit binary counter module based on state diagrams?	+0.48
SystemVerilog Assertions: Once A is asserted, A remains high until...	-1.73
Eda playground - Compile Order	0.00
System Verilog using mask	+0.50
VHDL Filter not getting output for first values	-0.01
What does the error "type of identifier does not agree with it...	0.00
Reset in Mealy finite state machine	0.00
Fixing statement not synthesizable since it does not hold its value...	0.00
VHDL loop only takes one bit into account	0.00
VHDL-2008 hierarchical signal access to array	0.00
How do I instantiate a program for D flip flop to a program for a 3...	0.00
10821 HDL error - Porting VHDL code from Xlinx to Altera	0.00
Incrementing a std_logic_vector in VHDL	+2.33
assert property: Pass value from property block to assert block	0.00
How to Instantiate in System Verilog	+0.48
Declaring variables and splitting "downto" in VHDL	0.00
Part-select a multidimensional systemverilog array as a 1D vector	-1.55
Error in compilation: Replication operator in Verilog	0.00
Why can't I call a constructor outside an initial or always blo...	0.00
Verilog testbench for ROM like DUT not working	0.00
[SVA]: Is there a way to skip the first evaluation of an SVA?	0.00
how can i select from some options with code not in a process in vh...	0.00
Compute logic in verilog generate block	-1.57
To display a string	0.00
verilog instantation and concatenation	0.00
How to connect inout port of other module in other module?	0.00
Unitialized unsigned signals	0.00
Bit by bit comparison between two variables in Verilog	+0.47
Getting initialized value in the waveform	0.00
Clock toggles only once from 0 to 1 and then stops toggling	0.00
Does the local keyword on methods imply automatic storage?	+2.45
error [USF-XSim 62], [Vivado 12-4473], [VRFC 10-529], [VRFC 10-1146...	0.00
Missing signal in VCD output of GHDL	-0.02
How can I add two std_logic_vectors that have been concatenated in...	0.00
hooking up uvm_analysis_export and write function	0.00
How to do explicit resize?	-0.54
Sign Extended Instruction for PIC24	0.00
uvm_component parent in the class constructor	-0.21
how to use assertoff from test to disable assertion in side uvm obj...	-2.11
Instance specific $urandom in system-verilog	0.00
Verilog: set expression width inside concatenation operator	0.00
VHDL programming, where is the mistake?	0.00
z value for output in async reset register - verilog	0.00
making counter in verilog, Modelsim	0.00